

Fig. 1




Fig. 2

09731060.120700




Fig. 3




Fig. 4

00731050.120700

102




Fig. 6

Java Instruction	load^1 (RF=2, RF>0)	load^1 (RF=2, RF>1)	load^1 (SA=-1)
ARM Instruction(s)	\nearrow LDR R0[Rstack, #4], (POP)	LDR R3[Rstack, #4], (POP)	ADD R3, R3, R0
State	0000 00100 01000 00111		
R0	E	SOA Tos	E
R1	E	E	E
R2	E	E	E
R3	E	SOB Tos-1	(SOA+SOB) Tos

Java Instruction	load^1 (RF=0, RE=2)	load^2 (RF=0, RE>2)	load^2 (RF=0, RE=2)
ARM Instructions	\nearrow LDR R1, [Rvars, #4] LDR R0, [Rvars, #0]	\nearrow STR R3, [Rstack, #4] (PUSH)	LDR R3, [Rvars, #4] LDR R2, [Rvars, #0]
State	00111 01101 01001 10011		
R0	E	SOB Tos-1	SOB Tos-2
R1	E	SOB Tos	SOB Tos-2
R2	E	E	SOB Tos-1
R3	(SOA+SOB) Tos	(SOA+SOB) Tos-1	SOB Tos

load

RF=2 SA=0
RE=2 (swap)

01001

TOS-1

Array Ref	
Index	

TOS

E

E

LDR R12, [R0, #0]
LDR R2, [R12, R1, LSL #3]!

01001

Array Ref

Index

1st Array Word

11

TOS-1

TOS

E

E

01011

E

E

TOS-1

TOS

Array Ref

Index

1st Array Word

2nd Array Word

LDR R3, [R12, #4]
(state swap)

Fig. 7

Return from
interrupt using
stored PC
→




Fig. 8




Fig. 9




Fig. 10

Hardware

Software




Fig. 11




Fig. 12



Fig. 13